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Abstract—In this work, vertical tunnel field-effect transistors
(v-TFETs) based on vertically stacked heretojunctions from 2D
transition metal dichalcogenide (TMD) materials are studied
by atomistic quantum transport simulations. The switching
mechanism of v-TFET is found to be different from previous
predictions. As a consequence of this switching mechanism, the
extension region, where the materials are not stacked over is
found to be critical for turning off the v-TFET. This extension
region makes the scaling of v-TFETs challenging. In addition,
due to the presence of both positive and negative charges inside
the channel, v-TFETs also exhibit negative capacitance. As a
result, v-TFETs have good energy-delay products and are one of
the promising candidates for low power applications.
Index Terms—Tunnel Field Effect Transistor (TFET), Inter-
layer TFET, Vertical-TFET, Transition Metal Dichalcogenide
(TMD), Scaling, Quantum Transport, NEGF, Heterojunction
I. INTRODUCTION
Tunneling Field Effect Transistors (TFETs) have been one
the major device candidates for reducing the supply voltage
VDD and power consumption since they can overcome the
thermionic limitation of sub-threshold swing (SS) [1]–[3]. The
low ON current issue of TFETs has been shown to have
several solutions such as III-V[4]–[6], 2D materials [7]–[16]
and vertical tunnel field effect transistors (v-TFETs) based
on tunneling through vertically stacked heterojunctions [17]–
[23]. Although, a prototype v-TFET has been experimentally
fabricated and shown to have a steep slope [17], it still
suffers from low ON current. 2D materials can serve as ideal
channel materials for v-TFETs due to their excellent device
electrostatics [24], lack of dangling bonds at interfaces and the
variety choice of material selection. TFET designs exploiting
different 2D material properties[8], [10], [14], [15], [25] have
been simulated to have high ON currents. Theoretical works
also show a high ON current in v-TFETs by the choice of
2D material combination that forms staggered or broken band
gap heterojunctions[18], [19]. However, a clear understanding
of the switching mechanism, the important design aspects and
scalability of v-TFETs subjected to the constraints of small
SS and large ON-current are still missing.
In this work, a vertical TFET based on vertically stacked
MoS2 and WTe2 as shown in Fig. 1a is studied. The
switching mechanism of such v-TFETs has been widely
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Fig. 1. (a) The device structure of MoS2-WTe2 v-TFET. (b) The con-
ventionally accepted switching mechanism of v-TFETs. (c) The switching
mechanism proposed in this study.
accepted to be electrical detuning of relative band edges (or
”band shifting”) [17]–[22], where the device is turned on
and off by inducing or removing a tunneling energy window
between top and bottom layers respectively as shown in
Fig. 1b. In contrast, the atom-resolved charge distribution and
band diagram obtained from quantum transport simulations
disclose that the bands in the overlap region are hardly shifted
by the gates. Due to the screening from the excessive charge,
the gate mainly impacts the potential at the extension region
which is the key element for switching off the v-TFET.
Hence, the switching in v-TFET is due to energy filtering in
horizontal direction as shown in Fig. 1c. A detailed discussion
about this switching mechanism and Fig. 1c can be found in
section III. Simulations also show an extension region with
Lext that is longer than 10nm is necessary to keep both the
OFF current and SS small. As a result, v-TFETs cannot be
scaled easily as it promised. Due to the simultaneous presence
of opposite charges inside the channel, the v-TFET is also
found to have a negative capacitance. This compensates the
degradation of ON current due to the scaling of the overlap
region.
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Fig. 2. The band edges of a MoS2-WTe2 interlayer TFET at (a) OFF and
(b) ON state aligned with the energy resolved current respectively.
II. METHOD
The model assumptions and the band structure comparisons
of tight-binding with DFT can be found in [26], [27]. The
transport characteristics of the MoS2-WTe2 v-TFET have
been simulated using the self-consistent Poisson-semiclassical
density approach to obtain the potential profile and then this
potential is input to quantum transmitting boundary method
(an equivalent of non-equilibrium Green′s function method for
ballistic transport) in the multi-scale [28] and multi-physics
[29], [30] Nano-Electronic MOdeling (NEMO5) tool [31]. A
source and drain doping of 1020cm−3 is used. Equivalent
oxide thickness (EOT) is set to 0.5nm.
III. RESULTS AND DISCUSSION
The band edges of a MoS2-WTe2 v-TFET and the cor-
responding energy resolved current at ON and OFF states
respectively are plotted in Fig. 2. The color contour of carrier
density is plotted with respect to the energy and position. At
both ON and OFF state, the carrier densities in the overlap
region remain high. The carrier density in the extension region
is changed from low to high when the device is turned ON.
The commonly believed switching mechanism of this
vertical TFET is due to shifting of the relative band edges of
the two materials as shown in Fig. 1b, which bands of the
top layer bands have shifted due to a bias of VTG. However,
as shown in the plot of position resolved diagram, the bands
in the overlap region barely changed from OFF to ON. From
this carrier density plot and also the 2D charge plot in Fig. 4,
there are always excessive charges populating the overlap
region, which screens out the gate field. Whereas in the
extension region, where only one layer of WTe2 is present,
the carriers can be tuned just like a conventional MOSFET.
The lack of conducting states in this extension region enables
the device to turn off. In the meanwhile, the bands in the
(a) (b)
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Fig. 3. (a) The transfer characteristics (Id − Vg); (b) The SS − Id plot and
(c) The capacitance-voltage plot of a MoS2-WTe2 interlayer TFET with the
extension length Lext ranging from 5 to 15nm. (d)The Charge-voltage plot
of a MoS2-WTe2 interlayer TFET with Lext = 15nm. Red, blue, green
and black represent the integrated charge for top, bottom, extension layers
and the whole channel respectively.
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Fig. 4. Position resolved electron/hole density for MoS2-WTe2 interlayer
TFETs with Lext = 15nm at (a) OFFF state when VTG = 0.1V (outside
device operation region); (b) OFF state when VTG = 0.0V ; and (c) ON state
when VTG = −0.3V ; (d) (Lext = 5nm) OFF state when VTG = 0.0V .
Red and blue represents the electron and hole density respectively.
overlap region filters out the hot electrons. This is the reason
of steep slope. This switching mechanism can be viewed as
an energy filtering type [32].
Fig. 3a shows the OFF current is degraded by reducing
Lext from 15nm to 5nm. Besides the low OFF current, the
extension region also helps the device to achieve small SS as
shown in Fig. 3b. Long extension regions are more efficient in
blocking the source-drain current. As also shown in Fig. 4b,
for a device with Lext = 15nm, the OFF current is totally
blocked by the sufficiently long extension region. Whereas for
a device with Lext = 5nm as shown in Fig. 4d, the current
is leaking due to tunneling into the extension region with the
3Fig. 5. Energy-Delay product of MoS2-WTe2 (star) interlayer TFETs with
device channel scaled down from 55nm to 15nm in comparison to BP-TFETs
(circle) [10], [33] with their Lch scaled from 15nm to 9nm, a 15nm WTe2
TFET (square) [34] and high performance CMOS (cross).
same voltage applied. This concludes that a sufficiently long
extension region is critical for v-TFETs to achieve both a low
OFF current and a steep slope.
Fig. 3c shows that a negative capacitance for v-TFET is
obtained under certain bias regimes. The Capacitance-Voltage
(C-V) trends for all the devices with 5-15nm extension length
are similar. The negative capacitance is the result of the
simultaneous presence of charge of opposite polarity inside
the channel as shown in the 2D charge plot of Fig. 4(a)-(c).
From OFFF state to ON state, the hole density in the bottom
layer is barely modulated, whereas the electron density in the
top layer increases as shown in Fig. 3d. The initial increase in
the top layer electron density neutralizes the hole density in
the bottom layer, resulting in a decrease of the total net charge
and a negative capacitance.
The Lext has to be kept longer than 10nm to maintain both
the OFF and SS performance. If the Loverlap is scaled, the
ON current would be scaled linearly with it. The energy-delay
product of a 32-bit adder composed of MoS2-WTe2 interlayer
TFETs scaled from 30 + 15nm to 5 + 10nm with operation
voltage VDD = 0.3V is plotted and compared with BP-TFETs
[10], [33] of Lch scaled from 15nm to 9nm, a 15nm WTe2
TFET [34] and high performance CMOS in Fig. 5. The NMOS
and PMOS performances are assumed to be the same in this
circuit. The 32-bit adder energy delay product is calculated
by using BCB 3.0 [35], where the parasitic capacitances and
interconnects are taken into account. The scaling of circuit
parameters as a function of gate length is taken from ITRS
2011 roadmap.
Although the MoS2-WTe2 v-TFET stays charged even
during the OFF state, the negative capacitance resulting
from the top layer charge neutralizing the bottom layer
charge compensates the total capacitance. As a result, in the
energy-delay product comparison, MoS2-WTe2 interlayer
TFETs show a bit improvement from WTe2 and HP-CMOS.
The overall energy-delay performance of interlayer TFETs is
also close to BP-TFET. This suggests v-TFETs as a promising
candidate for future low power applications.
IV. CONCLUSION
In conclusion, the switching mechanism and the prospects
of scaling of MoS2-WTe2 v-TFETs are investigated. From
the band diagram and the charge density plots, the switching
mechanism is shown to arise from energy filtering. The
transfer characteristics of the MoS2-WTe2 v-TFET further
supports this. Due to this switching mechanism, an extension
region being longer than 10nm is necessary to preserve both
the SS and OFF state performance. This, however, stands in
the way of device scaling. The presence of opposite charges
simultaneously inside the channel results in a negative
capacitance. This aids the energy-delay performance and
makes v-TFETs one of the promising candidates for low
power applications.
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